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A controller (designated HG-78K) was built to permit manual
and computer-directed acquisition of pneumatic data from multiple
Scanivalves. The controller incorporated a low cost digital
electronic circuit which, was designed as a peripheral device on
the Hewlett-Packard Interface Bus (HP-IB) to enable computer
interrogation of port addresses of multiple Scanivalves. Com-
puter programs were written in BASIC and FORTRAN languages and
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Significant technical achievements occur as a result of
teamwork. It is richly rewarding to have been a member of the
team who produced the HG-78K Scanivalve Controller. The alpha-
numeric designation of this device represents the pride we share
in its development.
Mr. J.E. Hammer was principally responsible for the major
design concept formulation and device requirements . His exten-
sive instrumentation experience and knowledge of data acquisition
requirements produced concise physical design specifications.
Mr. J.C. King, a man of infinite resource, was principally
responsible for the hardware fabrication of both the HG-7 8K and
the intricate S/V MUX PCB. His experience and competence in
electronics, plus his ability to acquire impossible-to-find
parts, were responsible for the rapid transition from schematic
design to physical reality.
Associate Professor R.P. Shreeve guided the team's effort.
His attentive support and his faith and trust in his team created





In tests of compressors and turbines, simultaneous measure-
ments of many steady-state pressures are required. In past
years, Scanivalves 1 have been used for this purpose at the
Turbopropulsion Laboratory at the Naval Postgraduate School.
Up to four Scanivalves were incorporated into a data logging
system which outpuT data on paper tape [1]. In order to replace
this system with on-line data acquisition to the Laboratory's
new computer system, a Scanivalve control device compatible with
the computer system was required. This report documents the
logic and hardware design of the HG-7 8K Scanivalve Controller
which was designed and built to answer this requirement. The
new device permits acquisition of steady-state data from multiple
Scanivalves under manual or computer control. The design incor-
porates low-cost digital electronic circuits and the unit itself
functions as a computer peripheral device on the Hewlett-Packard
Interface Bus (HP-IB) 2 . The development was carried out pri-
marily to satisfy the data acquisition requirements of a transonic
"Scanivalve" is the registered trademark for a mechanical
pneumatic selector switch manufactured by Scanivalve Corporation,
P.O. Box 200.05, San Diego, California 92120.
2 The HP-IB is the Hewlett-Packard implementation of IEEE




compressor research program sponsored by Naval Air Systems
Command, Code 310A.
The Scanivaive (S/V) is a device having multiple pneumatic
input ports and a single pressure-measuring transducer. A
mechanical rotor, driven by an electric motor, pneumatically
connects one input port at a time to the transducer. Rotor
position is controlled electronically. The transducer output
is a voltage which, after proper conditioning, can be measured
using a precision voltmeter and, through calibration, inter-
preted as pressure.
Operation of a Scanivaive involves three essential tasks
:
Address interrogation, position control and transducer measure-
ment. Address interrogation is the process by which the Scani-
vaive port address is identified. Position control involves the
process by which the Scanivaive is positioned to a specified
input port. Transducer measurement involves the process by
which the electrical output of the pressure transducer is trans-
formed and sampled. These three tasks are completely independent,
yet are involved each time Scanivaive data is taken. In this











In the following section the operation and description is
given for the HG-78K Scanivalve Controller which was designed
to perform the above tasks. The device is a single control
station which features digital port address display, manual
S/V control functions, signal conditioning, transducer outputs
and computer address interrogation of each of the five labora-
tory Scanivalves . In Section III, a detailed description is
given of the Scanivalve multiplexer printed circuit board (S/V
MUX PCB) . This digital electronic device was designed to per-
form the address interrogation task for multiple Scanivalves
under computer control. Section IV contains programming
instructions necessary to accomplish data transfer between the
computer and the S/V MUX PCB. Conclusions and a recommended
«
design improvement for the S/V MUX PCB are given in Section V.
Sample computer programs which demonstrate the BASIC and FORTRAN
code necessary to obtain steady-state data using the HP-21MX and
the HP-9 830A computers are given in Appendix A. Appendices B
and C contain complete hardware documentation of the HG-78K
Scanivalve Controller and the S/V MUX PCB, respectively.
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II. HG-7 8K SCANIVALVE CONTROLLER
A. DESIGN REQUIREMENTS
The pressure transducer in a Scanivalve must be calibrated
and checked at intervals. The calibration procedure involves
applying a known pressure to an input port, selecting that port,
and adjusting the resistance in the transducer bridge circuit
to obtain the proper span and balance voltages. This procedure
requires position control of the Scanivalve as well as electrical
access to the transducer bridge circuit. The five Scanivalves
in the Turbopropulsion Laboratory were at different locations.
The first requirement was to provide a single location at which
each of the five Scanivalves could be manually controlled and
calibrated. Real-time display of the port address of each
Scanivalve at the same location was required to complete the
task triad.
The acquisition of data using the Scanivalves was to be pro-
grammed on the computer. Therefore, the second design requirement
was to provide computer control of the task triad. The final
requirement was that manual and computer-directed tasks be simul-
taneously operable. These requirements were met in the design
of the HG-7 8K Scanivalve Controller.
B. MANUAL OPERATION
The electrical arrangement of a Scanivalve is shown in rigure
1. The elements associated with the task triad can be identified
14

in this figure. Attention is directed to the binary coded
decimal (ECD) form of the port address. Four lines (0-3) carry
the binary code for the least significant decimal digit while
the other three lines (4--6) carry the binary code for the most
significant decimal digit. In the HG-78K, these address lines
were connected to a decoder/display circuit board (Appendix B)
to provide continuous digital display of the selected port on
the front panel. A view of the front panel is shown in Figure
2.
Manual position control of the Scanivalve was enabled by
connecting panel-mounted push-button switches in series with
the control lines. Transducer bridge circuit junctions were
wired to front panel receptacles , and the bridge span and
i
balance potentiometer adjustment knobs were also mounted on the
front panel.
C. COMPUTER OPERATION
The Scanivalve installation in relation to the laboratory's
computer equipment is shown in Figure 3 . The interface bus
(HP-IB) is controlled by either the HP-21MX or the HP-9 8 30A
computer. The other three devices shown connected to the bus in
Figure 3 execute the task triad under the direction of either
bus controller as. follows
:
' Address interrogation of a selected Scanivalve is per-
formed by the S/V MUX PCB.
' Position control is obtained by closing predetermined
relays (via a software command) in the HP- 34-9 5A Scanner, which
15

in turn connects, the 24-Vdc S/V control voltage to the selected
Scanivalve advance or home control line.,
' Transducer measurement of the pressure on the selected
Scanivalve port is made by the HP-3M-5 5A DVM when a relay in the
Scanner is commanded (.in software) to connect the selected
transducer output.
Representative programming code to execute the task triad is
listed and described in Appendix A. Codes used to address the
devices connected on the HP-IB are given in Table Al
.
D. HG-7 8K SCANIVALVE CONTROLLER LAYOUT
A functional block diagram of the HG-7 8K is shown in Figure
4-. The non-interference of manual and computer operations can
be understood with reference to this figure. Address lines are
connected in parallel. The S/V decoder/display PCS continuously
displays the port addresses while the address data is simul-
taneously available to the computer by the S/V MUX PCS without
interference. Manual control line switches and Scanner control
relays are connected in parallel so that a position control
function will occur whenever either electrical path is completed.
Transducer output lines are connected in parallel to both the
front panel test points and to the Scanner relays.
A description of the hardware and wiring plans for the HG-78K
Scanivalve Controller is given in Appendix B.
16

III. S/V MUX PCB DESCRIPTION
A. GENERAL FEATURES
The S/V MUX PCB was designed to satisfy the following re-
quirements :
1. Perform the Scanivalve port address interrogation
task under control of either laboratory computer.
2
.
Perform random port address interrogation of
multiple Scanivalves.
3. Function independently from the manual features
of the HG-78K Scanivalve Controller.
To satisfy the first requirement, the S/V MUX PCB was
designed as a peripheral device on the HP-IB, as shown in Figure
3. This approach offered significant advantages. First, logic
circuits could be designed to respond to the established protocol
of a single device, the HP-IB, rather than individual laboratory
computers. Second, HP-IB compatible computers cculd be added or
changed in the future without affecting circuit performance or
causing hardware alterations.
The second design requirement was accomplished by electron-
ically selecting the Scanivalve address information in the
following way. Referring to Figures 1 and 3, port address data
(7-bits) from the five Scanivalves are input to the S/V MUX PCB.
Corresponding bits are connected to input ports of seven multi-
plexer IC's. A binary number, representing the Scanivalve to
17

be selected, is sent from the computer to the S/V MUX PCS where
it is stored and routed to the address inputs of the seven
multiplexer IC's. Each multiplexer IC, representing one bit of
the S/V port address, electronically selects the input line
represented by the binary code latched en its address input.
The state of the selected input lines are transferred to the
bus line drivers for transmission to the computer. Computer
software then decodes the S/V address.
The third design requirement was accomplished by simply
connecting manual and computer-controlled functions into
electrically parallel paths. A special high-current relay
module was installed in the HP-3>49 5A Scanner to provide ten
relays for handling the Scanivalve control lines. Scanner
relay/channel assignments are listed in Table A2 . Control
current can be routed to a Scanivalve by either pressing a
button on the front panel or by issuing a computer command to
close a parallel-connected Scanner relay. In a similar manner,
transducer voltage lines were connected to both the front panel
outlets and to HP-3M-95A Scanner relays which were connected to
the HP-3455 DVM. Scanivalve address information was parallel-
connected to both the Decoder/Display PCB and to the S/V MUX
PCB and was continuously available to either device.
B. HP-IB CONSIDERATIONS
All devices, connected to the HP-IB must conform to a rigidly-
defined protocol. Reference 2 presents an excellent description

of the features, protocol and electrical characteristics of the
bus. Presented here is a brief overview of the HP-IB environ-
ment.
The HP-IB is a serial-byte interface which permits bi-
directional communication between multiple instruments . All
instruments on the bus can be uniquely addressed and can func-
tion as one of the following:
bus CONTROLLER — controls bus information flow
bus LISTENER — receives information from the bus
bus TALKER — sends information to the bus
Bus communication uses sixteen lines which have been organized




The bus lines used by the S/V MUX PCB are shown with their
mnemonic definitions in Figure 5
.
The S/V MUX PCB uses only two control lines; IFC and ATN
.
The IFC line is driven by the bus CONTROLLER to initialize the
bus and clear any bus activity. The ATN line is driven by the
bus CONTROLLER and places the bus in either the COMMAND mode or
in the DATA mode. In the COMMAND mode, address information is
transmitted on the data lines to establish those instruments
that are to talk, listen or remain dormant. In the DATA mode,
the instrument addressed to talk will communicate on the data




The three transfer lines (DAV, NRFD, NDAC) execute the
transfer of each information byte on the data lines by an inter-
locked "handshake" technique. This allows asynchronous data
transfer at the speed of the slowest instrument on the bus.
The DAV line is driven by the TALKER and indicates the validity
of information on the data lines. When DAV is driven true,
information on the DATA lines is unconditionally valid. The
NRFD and NDAC lines are driven by all LISTENERS to indicate if
they are ready to accept data or if the data has been accepted.
When NRFD is driven false, a LISTENER indicates that it is
unconditionally ready to accept one information byte. When
NDAC is driven false, a LISTENER indicates that the information
byte has been unconditionally accepted, and that the informa-
tion on the data lines is no longer needed.
C. CIRCUIT DESCRIPTION
The following sequence of events occurs each time the S/V
MUX PCB supplies the computer with Scanivalve address informa-
tion :
1. Bus placed in COMMAND mode.
2. S/V MUX PCB addressed to LISTEN.
3. Bus placed in DATA mode.
4. Data byte sent to S/V MUX PCB.
5. Bus placed in COMMAND mode.
6. S/V MUX PCB addressed to TALK.
7. Bus placed in DATA mode.
8. Computer reads one data byte.
20

The remainder of this section describes in detail the
digital circuit designed to implement this transfer sequence
in the HP- IB environment.
Boolean algebraic expressions were written for each circuit
line to define the required logic. Implementation of these
expressions in hardware often made use of the logical equiva-
lences shown in Table I. The circuit conventions which identify
component labeling and line states are given in Table II.
A functional block diagram of the S/V MUX PCB is shown in
Figure 6. The following discussion describes each block in
detail. Reference is made to detailed schematic diagrams in
which components are identified by numbers that follow standard
practice. Hardware components are identified in Appendix C.
1. DATA I/O Section
Bi-directional data lines are used because the S/V MUX
PCB functions at different times as both a LISTENER and a TALKER
The logical devices used to form bi-directional bus lines are
shown in Figure 7. The receiver is a standard inverter while
the driver is an open-collector NAND gate. Each individual bus
line, whether used or not, must be terminated in the resistor
divider network shown. Four of these bi-directional circuits
are contained in a single bus transceiver IC (MCSM-M-IP) .
The DATA I/O section schematic is shown in Figure 8.
In this section the ATN control line and the seven data lines
,
DI01 through DIQ7, are connected from the HP-IB to bus trans-
ceivers Ul and U2 . Data line DI0 8 is not used and is terminated
21

by the resistor divider network formed by Rl and R2 . All
received lines are inverted for use in other parts of the
circuit. Driver input lines to Ul and U2 from the multiplexer
section identify the selected Scanivalve port address. The
DRIVE ENABLE line (from the HANDSHAKE section) enables the bus
drivers in Ul and U2 to place data on the data lines
.
2. DEVICE ADDRESS Section
The DEVICE ADDRESS section is shown in Figure 9. This
section determines when the S/V MUX PCB has been addressed to
talk or to listen. When the bus is in the COMMAND mode (ATN)
,
the bus CONTROLLER places an address word on the data lines.
The address word format is shown in Figure 10 . If the received
address word corresponds to the address physically set on the
circuit board, the logic state of one address line (ADR™ or
ADR,) will be defined "true". The state of this line will
remain valid after the bus returns to the DATA mode (ATN)
,
unless cleared by IFC.
A five bit comparator (U6) was used to implement the
ADDRESS ENABLE line defined as:
ADDRESS ENABLE = (DAV) • (3 = A)
where A = bit pattern set by the address switch
B = bit pattern received on the data lines
.
When DAV is true and the bit patterns match, the ADDRESS ENABLE
line goes high to enable U27(a) and U27Cb).





= (ATN • B6 • B7- ADDRESS ENABLE) + (TALK HOLD)
where TALK HOLD = (ADRT • UNTALK)
UNTALK = (ATN • Bl • B2 • B3 • B4 • B5 • B6 • B7
)
The ADR™ expression is implemented by U27(a), U30(c), U7(c),
U26 and U30(d). The ADRT output line is set when U7 receives a
positive-edged clock pulse. The TALK HOLD logic allows the
ADR™ line to remain valid after the bus returns to the DATA
mode (ATN) . ADR™ is cleared by making TALK HOLD false or by a
CLEAR signal to U7
.
A similar circuit was used to implement the ADR
T
line




= (ATN • B6 • BT • ADDRESS ENABLE) + (LISTEN HOLD)
where LISTEN HOLD = (ADR UNLISTEN)
UNLISTEN = (ATN • Bl • B2 • B3 • BU • B5 • B6 • B7)
The ADR
L
expression is implemented by U27(b), U30(b), U7(b),
U25 and U30(a). Implementation of the above expressions made
use of the logical equivalence shown in Table I.
3. DATA STORAGE Section
The schematic diagram for the DAT;\ STORAGE section is
shown in Eigure 11. Device U9 is a positive-edge-triggered
flip-flop. Data appearing on its input is transferred to its
output only when the clock line transitions from a low to a high
state. Thus, data storage is completely controlled by the DATA
STORE line connected to the clock input gate. This line is
defined as follows
:
(DATA STORE) = (ATN • ADR • DAV)
23

When addressed to listen while the HP-IB is in the
DATA mode, the three least significant bits on the data lines
will be stored whenever the TALKER sets DAV true. The three
bits, Al, A2 and A3 are used to select Scanivalve address data.
4. MULTIPLEXER Section
The MULTIPLEXER circuit is shown in Figure 12. Address
lines Al , A2 and A3 are connected to the data select pins of
multiplexers U10-U16. The bit pattern on these lines determines
which one of eight multiplexer input lines is selected. In this
circuit only inputs one through five are connected and corres-
pond to Scanivalves one through five.
A Scanivalve port address is represented by seven bits
.
The output of each multiplexer IC represents one of these bits.
Multiplexer inputs are the corresponding bits from each of five
Scanivalves
.
Scanivalves physically define port addresses by ground-
ing "true" bits; "false" bits are open circuit. Buffers U17-
U22 invert address data bits to make multiplexer input logic
conform to the "high" = "true" convention. Thus, grounded
inputs to the buffers are output "high" while open inputs result
in a "low" output [3].
5. HANDSHAKE Section
The HANDSHAKE circuit is shown in Figure 13. This sec-
tion executes the transfer of each Information byte by
manipulating the transfer lines. Circuit response is dependent
upon the designated function of the S/V MUX PCB; i.e., as
24

LISTENER, TALKER or dormant. The driver circuits in bus trans-
ceiver U3 were permanently enabled. Therefore, line driver -
enabling logic was incorporated into the individual driver
inputs. Unused control lines REN, SRQ and EOI are shown with
their required terminal resistor divider networks.
The circuit responds as a LISTENER whenever designated
as a LISTENER (ADR ) or when the bus is in the. COMMAND mode
i-j
(ATN) . As a LISTENER, the DAV line is received and the NRFD
and NDAC lines are driven. Figure 14 shows the timing sequence
of these transfer lines during the transfer of one byte from the
computer. The received DAV line is sampled every 100-nsecs by
the clocked flip-flop U7(a). Depending on the synchronization
of the DAV signal with the clock signal, a time delay of approxi-
mately zero to 100-nsec will occur between time of receipt and
the time DAV is available to the remainder of the circuit. The
driven transfer lines are defined by the following expressions
:
NRFD = DAV • (LSN RDY)
NDAC = NRFD • (LSN RDY)
where (LSN RDY) = (ATN + ADR
L
) • IFC
The LSN RDY line is implemented by U29(a) and U29(b),
the NRFD line by U2 8(c) and the NDAC line by U5 , U31(c) and
U31(d) . (U31 was used to create an AND gate from available
logic components.)
The circuit responds as a TALKER when so designated by
the computer (ADR^) . As a TALKER the DAV line is driven and the
x
NRFD and NDAC lines are received. Figure 15 shows the timing
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sequence of the transfer lines during the transfer of one data
byte to the computer. Information is placed on the data lines
whenever the DRIVE ENABLE line is true:
U28(d) U32(a)
DRIVE ENABLE = (ATN • ADR
T
T NRPD); LATCHED BY U2 3(b)
Once this condition exists, Scanivalve address information is
unconditionally present on the data lines until cleared by
receipt of NDAC. An end-of-record (EOR) signal is not provided
by this circuit; therefore, the computer must be programmed not
to expect or to require one. The driven DAV line is defined as:
U3Ka) U29(d)
DAV = (DAV ENABLE) • NRFD>DELAYED - (NDAC • CLEAR)
When using open-collector bus drivers, a 2 usee delay is
required to allow line ringing and signal transients to decay
[2]. The delay was provided by U2M, a retriggerable one-shot
multi-vibrator, and U23(a), a positive-edge-triggered flip-flop.
These components provide a pre-set delay between receipt of NRFD
and driving the DAV line "true". Figure 16 describes the time
delay sequence. Adjustment of the time delay circuit is
described in Section III-E.
6. CLOCK and CLEAR Sections
The CLOCK and CLEAR circuit diagrams are shown in
Figure 17- The CLOCK consists of multi-vibrator U8 and crystal
11. The CLOCK output is a 10MHz sinusoidal signal and is
available to the circuit sections shown in Figure 6.
26 Revised Dec. 1980

The CLEAR section sets the initial operating state of
the circuit when power is first applied and also monitors the
IFC control line. Whenever the IFC or the PRE-CLEAR lines are
"true", the following circuit state is set:
ADR set false
ADR„ set false
All HANDSHAKE driver lines disabled
DRIVE ENABLE set false
The pre-clear circuit provides an 8-msec "high" pulse
to U29(c). When power is first applied, capacitor C2 charges
through resistor R5 . This develops a voltage which biases
transistor Ql into saturation and lowers the collector to nearly
ground potential. The collector state is inverted by U5 to
create the PRE-CLEAR pulse. When C2 is charged, no current
flows through R5 and Ql is cut-off. The collector potential
then is at the supply voltage, and the inverted PRE-CLEAR signal
is set "false". After the pre-clear sequence is complete, the
CLEAR lines respond only to IFC.
7. HP-IB Display
It is useful to the programmer to monitor circuit
response to computer-issued commands. The HP-IB display circuit
was added to provide front panel display of the ADR,
,
ADR_ and
stored data lines Al ,. A2 , A3. The circuit is shown in Figure
18. The selected lines were input to open-collector inverters.
When input lines are "true", the inverters sink enough current
to allow the LED's to illuminate. When input lines are "false",
27

the inverter output becomes electrically transparent and the
LED's do not illuminate.
D. HARDWARE DESCRIPTION
The S/V MUX PCB, shown in Figure 19, was laid out, photo
etched and fabricated at the Naval Postgraduate School. Appendix
C contains a complete description of components and wiring speci-
fications .
E. "DAV" DRIVER LINE DELAY ADJUSTMENT
The DAV driver circuit was discussed in Section III (C5)
and is shown in Figure 13. Adjustment of the 2 usee delay is
easily accomplished using the HP-98 30A computer and a single-
trace memory oscilloscope. The oscilloscope is connected to




External Trigger to TP7
Signal Input to TP8












The HP-9830A is programmed, as follows, to perform successive
read operations
:
10 CMD "?G$" 5Q NEXT I
2 0. FOR 1 = 1 to 75 60 OUTPUT (13,70) 256,95;
30 A = RB.YTE13 7 FORMAT 2B
i+0 WAIT 7 50 8 END
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Execution of this program causes the DAV drive circuit to be
active. Program line M-Q provides Q.7 5 seconds to manually reset
the oscilloscope sweep trigger. Many traces are required to
"burn" a visible presentation onto the screen.
A negative-going signal on TP7 triggers U24 and the oscillo-
scope sweep. U24 output is driven low for the time interval
determined by C4- and R6 , then resets high. The low-high tran-
sition clocks the DAV ENABLE (high) state on U2 3 to the DAV
bus driver U3 (TP8). Resistor R6 is adjusted until the oscillo-
scope presentation (from TP8) goes high 2 ysec after receipt of





The S/V MUX PCR was designed to receive one binary data
byte and to transmit one binary data byte only .. End of record
codes (EOI, CR, LF) are neither transmitted nor processed by
the PCB. When designated as a LISTENER, the PCB stores every
byte sent to it by the bus CONTROLLER. For this reason, the
CONTROLLER must be programmed to suppress terminal carriage
return (CR) and line feed (LF) characters when communicating
with the S/V MUX PCB. When designated as a TALKER the PCB can
place only one information byte on the data lines and will
transmit this byte repeatedly when requested by the CONTROLLER.
For this reason, the CONTROLLER must be programmed to read data
without requiring any end-of-record indication from the PCB.
The data byte received from the S/V MUX PCB is in the binary
form shown in Figure 1. The bus CONTROLLER must decode this
information.
B. SAMPLE PROGRAM CODE
References M--8 contain programming specifications for the
HP-98 3QA and HP-21MX computers. Tables A3 and A4 contain example
program codes used to acquire steady-state data. The code used
to communicate with the S/V MUX PCB is annotated and listed in




CONTROLLER TABLE PROGRAM LINES
HP-9830A A3 295 - 360




V. CONCLUSIONS AND RECOMMENDATIONS
The HG-7 8K Scanivalve Controller described here, when used
together with a Scanner and DVM, allows data acquisition from
up to five Scanivalves on-line to any computer which is com-
patible with the Hewlett-Packard Interface Bus. Programs were
developed and the operation of the controller was verified
using both the HP-98 30A and HP-21MX computers. Concurrent
manual and computer-controlled operation of each Scanivalve
without interference was provided for in the design.
The S/V MUX PCB in the controller was developed as a com-
puter-peripheral device on the HP-IB to enable the computer to
obtain Scanivalve address information. The logic circuitry
developed and described here satisfied all functional require-
ments at low cost and high reliability.
While no changes in the design are necessary, a possible
improvement in the MULTIPLEXER section is shown in Figure 20.
The design in Figure 20 would provide greater input flexibility




























Denotes positive edge trigger.
(Information on inputs will
transfer to the outputs when
trigger line state transitions





+ 2.i+ to +5.0 Vdc




Denotes component U6 , section
(b) . Input "x" comes from an
edge connector; input "y" comes
from another part of the circuit;
variable " z" is routed to other
circuit sections not shown on
the diagram.
Denotes component U4 has an
open-collector output
.
Line identifiers denote the
mnemonic logic "high" state.
The example shown represents a
line that will be "high" when
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Device designated a LISTENER.
Information placed on data lines
.
TALKER indicates data is valid.
Device indicates data is accepted and that it
is not ready for more data.
TALKER indicates data is invalid and removes
information on data lines
.



















t 2a t 3
A
Device designated a TALKER; computer
returns bus to data mode.
Computer ready for data. Valid data on lines.
Device indicates data is valid.
Computer arbitrarily resets NRFD. .
Computer indicates receipt of data.



















U31(b) and U32(a) enabled.
NRFD received; U24 triggered, U23(b) Drive enable
clocked latching logic true on output line.
Positive-edged clock pulse latches DAV
enable state to DAV driver line.
Trigger reset by receipt of NRFD.
NDAC received; U23(a) (DAV) and U23(b) (Drive enable)
cleared. Data is removed from bus lines.
2 ysec delay; adjustable by resistor R6
.
7.2 ysec for HP-9830A.
Figure 16
DAV Time Delay Sequence































\SL *i "5f *3E *3P
3"














































DATA ACQUISITION PROGRAM EXAMPLES
This section contains two programs which illustrate the
code required to acquire steady-state data using the HP-9 830A
and HP-21MX computers. The programs were written in modular
form to illustrate separately the codes used for each task.
Except for INTEGER FUNCTION IPORT
,
programming efficiency was
not intended. In both programs, HP-IB device codes were ob-
tained from Table Al and Scanner channel assignments were




Device 21-MX 9830LU# Talk Listen
21-MX HPIB PCB 7 @ [SP]
Scanner #1 8 I
DVM 10 C #
HP-9830 11 D $









1 00 5 10
2 01 6 11
3 02 07 12
4 03 08 13
5 04 09 14
I 1-1 1 + 4 I+.9
56

APPENDIX A.l: HP-98 30A BASIC Program
The program shown in Table A3 was written as a mainline
program that calls task subroutines. Each subroutine completes
one of three tasks; address interrogation, position control or
transducer measurement. The program is straight forward and
steps are annotated for clarity.
APPENDIX A. 2: HP-21MX FORTRAN Program
The program shown in Table A4 was written as a mainline
program with calls to subroutines which communicate with particu-
lar HP-IB peripheral devices
.
Integer Function IPORT communicates with the S/V MUX PCB
using RTE-IV system EXEC calls [5]. Single byte EXEC read and
write commands operate on the upper half of the 16-bit word [2].
The factor 256 in lines 76 and 78 represents a shift left or
right of 8-bits in the word used to transmit and receive data
from the S/V MUX PCB.
Subroutine CNTL communicates with Scanner #1. As discussed
in Reference 9 , two ASCII characters are required to identify a
Scanner channel. For channels ten or above, subroutine CODE can
create the necessary ASCII string. For channels 0-0 9, however,
leading zeros are ignored by CODE and the required ASCII string
is not formed. To preserve leading zeros, direct ASCII conversion
was achieved by adding octal 60 to both the upper and lower bytes
of the 16-bit integer word ICHAN (line #124). In either case, the
converted integer word is output to Scanner #1 as a two-byte ASCII




HP-9 830A Program Listing
1 REM BUS CONTROLLER: HP-9830A
105 REM
110 REM VAR IflBLES:
1 15 REN
120 REM I = DESIRED S.I"' ,; ) _ '-"
125 REM A = PRESENT PORT iSjV"S :
130 REM P = DESIRED PORT ADDRES
135 REM C = SCANNER CHANNEL
140 REM V = VOLTAGE
145 REM Z = S. V DOUBLE BCD
150 REM T = TEN'S D [GIT
155 REM U = ONE'S D [GIT
160 REM J = DUMMY VARIABLE
165 REM
170 REM * * * MAIN
175 REM
1S0 DIM E '£[ 1 2]
185 DISP "El TER S 'V I DENT"!
190 INPUT I
195 DISP "ENTER DESIRED PORT '
:
EOO INPUT F
205 REM DEFINE DVM FUNCTION CODES
210 B$="F1R2M3H1T3A1 " <*— " T3" mwst be :p£c.p.?d
215 N2=2 C^e^- <°]
220 IF 1=2 OR 1 = 1: THEN 230
225 N2=l
230 REM
235 REM INTERROGATE S/V "I"
240 GOSUB 295
245 REM
250 REM POSITION S--V "I" TO PORT "P"
255 GOSUB 370
260 REM
265 PEM READ AND PRINT PRESSURE
2 7 G S U B 5 3 O
275 STOP
280 GO i 185
285 REM
290 REM
295 REM * * - INTERROGATION SUBROUTINE - * *
300 REM
305 CMD "?D' ' 7 scajd l data srrc to mvx
us si rj,3i=>n ]'«*»«»• »*-> i«'--i
320 CMD "?Gf" ? neAo l o*ta sy-£
325 Z=PBYTE1 3 J>
3 30 U=BIAND' 2 - 1 5 ' "i
335 R=P0T':'Zj4.> ( d-codc s/v ,ADo«ess
340 T=BIHND' R<7> (
345 A=10^T+U J
350 OUTPUT . 13? 355.'2565 955 ? owta\>/ s/v mux pc.3









390 IF D=9 THEM 515
395 CHE "?D!" — scaajhz* to lxs.t'snj
400 IF DO THEM 450
405 REM
410 REM HOME 37 " I"
415 REM
_ N
410 C=I+4 - "WOMt" Coo€ CtaBi-^^2.;
a25 OUTPUT (13,330)1:
} CloUj op6, *tuw »»*
430 OUTPUT i 13 5 *>"C- \ pAjs£ h - s£c435 WRIT 4000 J
440 GOTO 495
445 REM
450 REM ADVANCE 3/7 "I" TO PORT "P"
455 REM .
460 C: = I — 1 — "wvaw«' co-e C.tabv.6 az ;
465 FOR J=l TO D STEP N2
470 OUTPUT ( 13 j 380 'C
475 OUTPUT (13,*)"C"




435 NEXT J ^^
490 REM












555 HMD " r, l"i ' " 1
Sfifl r:=I+9
"
( cv.045 ***o r^av
535 OUTPUT f 13.550 C -> ( Trtut A°
570 CMD "?D"
575 OUTPUT < 13 > 540)763 ~ fc^MoTt ^.wo-*^ ius
530 CMD "~'D#"<B-f — pco<j««"~ ov/m evAJcr/OAjS
335 OUTPUT ( 13? 540)256? 8? 512? - t^«ei5. dnjk
590 CMD "?C$"
595 ENTER (13?*)V
600 WRITE cl 5? 605) I? A?








R^P>0 V o i_t ftG £













0003 C IVALVE = DESIRED S/V (1-5)
000? C IAPR a PRESENT PORT NUMBER
0010 C IADES = DESIRED PORT NUMBER
0011 C ICHAN = SCANNER CHANNEL
0012 C VOLTS = DVM VOLTAGE READING
0013 C
0014 C ***** MAINLINE *****
0015 C
0016 DATA ISTEP /l/
0017 WRITE(1,60>
0018 READ <1,S0) IVALVE
001? WRITEC1,62)
0020 READ (1,S2) IADES
0021 IFUVALVE.EQ.2 .OR. IVALVE. EQ . 3) ISTEP = 2
0022 10 IAPR = IPORT( IVALVE)
0023 IDEL = IADES - IAPR
0024 IF <IDEL) 100,300,200
02S C
0026 C HOME SCANIVALVE
027 C
0028 100 ICHAN = IVALVE + 4
002? CALL CNTL(ICHAN,2)
0030 GO TO 10
0031 C
0032 C ADVANCE SCANIVALVE
0033 C
0034 200 ICHAN = IVALVE - 1
0035 DO 210 J=i, IDEL, ISTEP
0036 210 CALL CNTL( ICHAN
. 1
)
0037 GO TO 10
0038 C
003? C MEASURE TRANSDUCER
0040 C




0045 C LIST STEADY-STATE DATA
0046 C






0053 60 FORMAT<"S/V * : " )
0054 62 FORMAT< "DESIRED PORT » l "
)
0055 64 FORMATCS/V PORT VOLTS"/iX , II ,6X , 12, 3X ,F? . 6)
0056 66 FORMATCC")
0057 END
FTN4 COMPILER: HP?2060-160?2 REV. 1805 (780310)
** NO WARNINGS ** NO ERRORS ** PROGRAM = 00176 COMMON = 00000
60

0058 INTEGER FUNCTION IPORT (IVALVE)
005? C
0060 C THIS PROGRAM INTERROGATES SCANIVALVE
0061 C "IVALVE" AND CONVERTS PORT ADDRESS
0062 C INTO A DECIMAL VALUE.
0063 C
0064 c S/V MUX PCB = LU*14




0069 c IVALVE = DESIRED S/V
0070 c IP = S/V INPUT BUFFER
0071 c MSD = MOST SIGNIF. DIGIT
072 c LSD = LEAST SIGNIF. DIGIT
0073 c IPORT =» DECIMAL S/V ADDRESS
0074 c
075 LU = 14 + 2100B — CONFIGURE. DfDVSR WORD
0076 CALL EXEC(2,LU,IVALVE*256,-i) /"KEP 5" P. l-T>~]
0077 CALL EXEC(1,LU,IP,-1)
0073 IP=IP/256
0079 MSD = IAND<IP/16,7B>
0080 LSD = = IAND(IP,17B)




FTN4 COMPILER: HP92060-16092 REV. 1805 (780310)
** NO WARNINGS ** NO ERRORS ** PROGRAM = 00068 COMMON = 00000
61

0085 SUBROUTINE CNTL (ICHAN, K>
0086 C
0087 C THIS PROGRAM CONTROLS THE
0088 C CLOSING OF SCANNER RELAYS.
0089 C PROGRAM OPTIONS ARE INPUT
0090 C THROUGH VARIABLE "K " AS:
0091 C
0092 C K FUNCTION
0093 C
0094 C 1 CLOSE RELAY FOR 10-MS,
0095 C OPEN RELAY, RETURN
0096 C
0097 C 2 SAME AS K=i EXCEPT
0098 C DELAY 4-SEC PRIOR TO RTN,
0099 C
0100 C 3 CLOSE RELAY, RETURN.
0101 C
0102 C




0107 C ICHAN = SCANNER CHANNEL
0108 C J ASCII STRING
0109 C
0110 IFdCHAN.LT. .OR. ICHAN. GT. 14) GO TO 900
0111 IFdCHAN.LT. 10) GO TO 100
0112 C
0113 C ASCII CONVERSION





0119 GO TO 200
0120 C
0121 C ASCII CONVERSION
0122 C ICHAN < 10
0124
C
100 J = ICHAN + 30060B - ADO Z°B TO UPPBF- 4 ">*£*
3Y7ES
0125 C
0126 C CLOSE RELAY
i 27 C
0128 200 URITE(8,6S)J ? 5e^° THJZGEJZ "J AS
0129 65 F0RMAT(A2) \ 2-I2.YT& ASCII STRING
0130 IF<K ,EQ. 3) RETURN
0131 C









0141 C ISO-MS TIME DELAY
0142 C
0143 CALL UAIT(iS)
0144 IF<K ,EQ. 1) RETURN
0145 C




0150 900 URITEd ,90) ICHAN
0151 90 FORMAT ( "ILLEGAL SCANNER CHAN INPUT TO SUBR CNTL: *,I4>
0152 RETURN
0153 END
FTN4 COMPILER: HP92060-16092 REV. 180S (780310)

































FTN4 COMPILER: HP92060-16092 REV. 1805 (780310)






























THIS PROGRAM USES THE HP-21MX
SYSTEM CLOCK TO PRODUCE A
DELAY OF (N*10 /-MILLISECONDS.
VARIABLES:
NM = * OF MINUTES
IT = INPUT TIME BUFFER
ITF - COMPUTED FINAL TIME
INOW = PRESENT TIME
DIMENSION IT<5)
CALL EXEC (11, XT,IY)
NM=IT(3)
ITF=IT(1) + 100*IT(2> + N










FTN4 COMPILER: HP?2060-16C?2 REV. 1805 (780310)





APPENDIX B.l: HG-7 8K Input/Output Wiring
This section documents the I/O wiring of the HG-7 8K Scani-
valve Controller. Figure Bl shows the back panel layout and
Tables Bl through B6 list the associated wiring connections.
Figure B2 shows the Scanivalve transducer signal conditioning
circuit with associated back and front panel connections.
APPENDIX B.2: S/V Address Decoder/Display PCB
The address lines in a Scanivalve are connected to circuit
ground to define a "true" state. In the DECODER/DISPLAY, the
address lines were connected to 74-04- inverters in order to con-
vert to the "high" = "true" logic required for input to HP-5082
-7300 BCD-DECIMAL decoder/driver display integrated circuits.



























HP-IB S/V MUX PCB


















18 CKT GND J
19 CKT GND J
20 CKT GND J
21 CKT GND J
22 CKT GND J







A TX #1; Pin B White
B TX #1; Pin C Green
C Shield #1 Black
D TX #2; Pin B White
E TX #2; Pin C Green
F Shield #2 Black
G TX #3; Pin B White
H TX #3; Pin C Green
J Shield #3 Black
K TX #4; Pin B White
L TX #4; Pin C Green
M Shield m Black
N TX #5; Pin B White
P TX #5; Pin C Green










A BNC #1 OR
B GND BL
C BNC #2 OR
D GND BL
E BNC #3 OR
F GND BL
G BNC #4 OR
H GND BL











































































6-Pin Scanivalve Advance Connector
SOURCE * PIN SCANNER CHANNEL
Pin B A
S/V #1; Pin D B 00
S/V #2; Pin D C 01
S/V #3; Pin D D 02
S/V #4; Pin D E 03
S/V #5; Pin D F 04
Table B6
6-Pin Scanivalve Home Connector
SOURCE * PIN SCANNER CHANNEL
Pin B A
S/V #1; Pin B 05
S/V #2; Pin £ c 06
S/V #3; Pin p D 07
S/V #4; Pin E E 08













































































































S/V Address Decoder/Display Edge Connections
Component Side
Ground 1 - A
Red 1/5 2 - B
3 - C
Blk 1/2 4 - D
Wht 1/0 5 - E
Red 2/5 6 - F
7 - H
Wht 2/2 8 - J
Grn 2/0 9 - K
Blk 3/5 10 - L
11 - M
Grn 3/2 12 - N




Red 4/2 17 - U
Red 4/0 18 - V
Wht 5/5 19 - w
20 - X
Wht 5/2 21 - Y






























S/V MUX PCB HARDWARE
A component listing is given in Table CI. Test points pro-
vided on the circuit board are summarized in Table C2 . External











































































































S/V MUX PCB Left Edge Connections
Left Edge Connector
\
Component Side Fo il Side
A - 1 IFC (BLK)
B - 2 DAV (WHT)
C - 3 NDAC (GRN)
D - 4 NRFD (RED)





























w - 19 DI01 (WHT)
X - 20 DI02 (GRN)
Y - 21 DI04 (RED)
— 22 DI03 (BLK)
7
13
Pwr supp (RED) - 6 14
-
24 (BLK) 11
10 (WHT) - 15
(RED)
17 (GRN)







EXAMPLE : PIN 8 is the ATN line connected by a green wire from























S/V MUX PCB Right Edge Connections
Right Edge Connector
V






+ 5 Vdc C - 3 + 5 Vdc
2/1 D - 4
3/1 E - 5 5/3 ( WHT
)
J/5
5/1 F - 6 2/4 (GRN) K/2
2/2 H - 7 4/4 (RED) K/4
1/3 J - 8 4/3 (BLK) J/3
3/3 K - 9 1/4 (WHT) K/l
1/2 L - 10 3/4 (GRN) K/3
4/1 M - 11 1/5 (RED) L/l
2/0 N - 12 3/5 (BLK) L/3
4/0 P - 13 5/5 (WHT) L/5
1/1 R - 14 4/5 (GRN) L/4
1/0 S - 15 2/5 (RED) L/2
3/0 ± - 16 5/4 (BLK) K/5
5/0 u - 17 2/5 (WHT) M/2
2/3 V - 18 4/6 (GRN) M/4
5/2 w - 19 1/6 (RED) M/l
3/2 X - 20 3/6 (BLK) M/3
4/2 Y - 21 5/6 ( WHT M/5
Ground Z — 22 Ground
EXAMPLE
Scamvalve 19-Pm
PIN 10 is S/V3, bit 4 connected by a green wire from PIN K
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c.l Development of a de-
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tion of multiple scan-
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controlled data system.
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